`timescale 1ns / 1ps

module basic_1(
    input a,input b,input c,input d,input e,
    output Y
    );
    reg temp;
    always @(*) begin
        temp=~(a&~b&c&(d|e));
        end
    assign Y=temp;
endmodule
